A python script to automate compiling of multiple versions of HDL design files.
Primary LanguageVerilog