Geeks
RahulGala
/
frequency-divide-by-3
A frequency divide by 3 circuit Design, Simulation and Synthesis
Primary Language
Verilog
frequency-divide-by-3 GitHub
Markdown
Readme
0
Issues
0
Stargazers
2
Watchers
frequency-divide-by-3
A frequency divide by 3 circuit Design, Simulation and Synthesis