A frequency divide by 4 circuit Design, Simulation and Synthesis
Primary LanguageVerilog
No issues in this repository yet.