RamAIbot/Binary-Convolution-RTL

The project focusses developing a synthesizable RTL module for performing binary convolution of the input image. The project was done as a part of (ECE 564) ASIC and FPGA design course offered by North Carolina State University.

Verilog