This is a implementation of Pseudo-Softmax in FPGA with Verilog
Primary LanguageVerilogGNU General Public License v3.0GPL-3.0