An assessment for my Operating Systems and Architecture module to simulate a hardware cache with k-way associativity and LRU replacement strategy.
The aim of this assessment was to test our knowledge on hardware caches and how they provide high speed memory. I recieved 100% for this assessment.Raymonoir/CO527-Assessment3-SimulateACache
This code was used to simulate cache memory hardware.
Python