This is a simple uart vip, which supports baud_divisor and line control register.
Primary LanguageSystemVerilog