Click on the image to view the full image
Waveform of trace of witness cover, opened in GTKWave:
- This is a formally verified Moore FSM based overlapping sequence detector with registered outputs.
- Tools & Technologies: SystemVerilog, SystemVerilog Assertions, Yosys, Tabby CAD Suite
- Results: Assertion passing using both Bounded Model Checking and Full Proof using induction engine. Thanks to YosysHQ team for providing the insight on adding the one-hot state encoding assertion to get the proof to pass.
- Files & Directories:
- seq_detector.sv: RTL design of "1011" overlapping sequence detector with registered outputs, Moore style. Contains formal properties and witness cover statement.
- seq_detector.sby: SBY file for setup of Formal tool.
- seq_detector_bmc: Output directory for Bounded Model Checking.
- seq_detector_prove: Output directory for full proof.
- seq_detector_witness: Output directory for witness cover.