/parity_detector_verilog

Design of serial parity detector, continues stream of bit are fed via synchronism of clock. Even number of 1 are indicated by "0" and Odd number of bits are indicated by "0". Its an example of Moore Machine.

Primary LanguageCGNU General Public License v3.0GPL-3.0

No issues in this repository yet.