A very simple custom CPU design in Verilog along with an assembler written in Rust
Primary LanguageRustApache License 2.0Apache-2.0
No one’s star this repository yet.