SiluPanda/Encryptor-with-interconnected-finite-state-machine
Simple design of a encryptor which takes input from the ouput of other components and a key and outputs a ciphertext.
VHDL
Simple design of a encryptor which takes input from the ouput of other components and a key and outputs a ciphertext.
VHDL