StanfordAHA/lassen

Enable CoreIR/verilog optimizations during code generation

rdaly525 opened this issue · 0 comments

rdaly525 commented
Enable CoreIR/verilog optimizations during code generation