A simple 4 bit pipelined multiply and accumulate unit
Primary LanguageVerilogApache License 2.0Apache-2.0