16-bit CPU with 16 registers and a 3-stage pipeline written in VHDL for the Computer Structure I class of 2015-03 Universidad del Norte Colombia
Primary LanguageVHDL