/Implementation-of-AMBA-AXI3-protocol

Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System Verilog simulator and the Mentor Graphics Veloce hardware emulator.

Primary LanguageSystemVerilog

This repository is not active