This is a simple pipelined CPU written in Verilog.
Primary LanguageVerilog
No one’s star this repository yet.