/LongXinCup

A MIPS CPU softcore using verilog

Primary LanguageVerilog

nscscc2019

  1. rtl: CPU rtl codes
  2. coe: simulation test files
  3. labs: three experiments codes

copyright@CQU 408 laboratory