A simple UVM project. The DUT(RTL) is a simple amplifier.
Primary LanguageSystemVerilogGNU General Public License v3.0GPL-3.0