UCLA-VAST/splag

Accelerating SSSP for power-law graphs using an FPGA.

C++MIT