/mips-pipeline

lesson design - MIPS pipeline cpu

Primary LanguageVerilog

**MIPS32 pipeline cpu **

with static branch prediction

Computer Organization Lesson Design

  • Completed 36 MIPS instructions
  • Static branch prediction: default predict not branch, if prediction is wrong, then flush