Primary LanguageVerilog
This is the repo for DLIC (Deep Learning IC Design), 2020 Fall in NCKU, Taiwan.