A Tomasulo based RISC-V CPU supporting partial of rv32i ISA.
Primary LanguageVerilog
No issues in this repository yet.