🕹️ ProjectAris aims at implementing a single core, single thread and RV32I based CPU in Verilog.
Primary LanguageVerilog