This repository maintains a Python script to collect synthesizable SystemVerilog/Verilog code snippets from other repositories on GitHub.
The list of source repositories lies in repos.txt
.
This repository maintains a Python script to collect synthesizable SystemVerilog/Verilog code snippets from other repositories on GitHub.
The list of source repositories lies in repos.txt
.