ZeyadTarekk/Serial-Peripheral-Interface

Design and implement the following components of the SPI modules using verilog such that they match the requirements of the development testbench and match the SPI specifications: Master Slave Self-Checking Testbenches for the Master and Slave

VerilogMIT