A basic Soft(Gate)ware Defined Radio architecture
Primary LanguageVerilog
No one’s star this repository yet.