/FPGA_AcceleratorWrapper

Accelerator wrapper with AXI3 DMA and AXI Lite for control

Primary LanguageVerilog

FPGA_AcceleratorWrapper

Accelerator wrapper with AXI3 DMA and AXI Lite for control

Designed for Zybo Z7-20 development board(Zynq 7000) to run at 200MHz

Currently working on AXI3 protocol implementation. Will add AXI Lite control module and integrate those to one IP.

Futhermore, I'm planning to add petalinux drivers and ACE protocol supports.