This work contains the RTL design for HyCUBE. Published at DAC 2017: https://www.comp.nus.edu.sg/~tulika/DAC17.pdf
Top module is chip_with_pad
spi_slave.v is downloaded from https://opencores.org/projects/spi_verilog_master_slave Memory and clock generator are proprietary IP and hence not included