/serdes-tdc

SERDES-based TDC core for Spartan-6

Primary LanguageVHDL

Time to Digital Converter core for Spartan-6 FPGAs
==================================================

Directory organization:
   core/            VHDL sources of the TDC core.
   demo/            Demonstration design for the SPEC board.
   doc/             Documentation.
   hostif/          Optional host interface.