MIPS-Pipeline-CPU-Verilog This is a Verilog implementation of the MIPS 5 Stages Pipelined CPU The CPU handles data hazards as well as control hazards.