/asynchronous_fifo

asynchronous-FIFO module written in Verilog-HDL

Primary LanguageHTML

asynchronous_fifo

====

Asynchronous_fifo implemented in verilog-HDL. It's a simple FIFO module, but it can operate although input clk and output clk are different.

Afifo.pdf is a instruction but written in Japanese.