Physical Design of 5-Stage Pipelined CPU Insights HDL : Verilog Cadence Tools used : Genus, Tempus, Innovus Implemented Flow Synthesis STA Floorplanning Placement & Routing Post-Route STA GDSII RTL Simulation Synthesis & Netlist DRC Check Layout
