/5-stage-piplined-RISC-V-processor

5-stage Pipelined RISC-V Processor

Primary LanguageVerilog

5-stage-piplined-RISC-V-processor

The RISC_V_Datapath contains the implementation of main datapath as shown in the datapath image