Verilog implementation of Mano's basic computer.
Primary LanguageVerilog
This repository is not active