Pinned Repositories
AI_Project1
AI_Project2
alaasaleem
COMPUTER-ARCHITECTURE-multicycle-RISC-processor-using-Verilog-
To design and verify a simple multicycle RISC processor in Verilog using active HDL
AI_Project1
AI_Project2
To design and verify a simple multicycle RISC processor in Verilog using active HDL