Verilog code for a pipelined RISC processor using the Little Computer Architecture
Authors: Ojas Kanhere, Alankar Kotwal, Praveen Agrawal
alankarkotwal/lca-processor
Verilog code for a pipelined RISC processor using the Little Computer Architecture
VerilogGPL-2.0