/Verilog

Projects in Verilog based on Ripple Counter. Implemented sequence generator and pattern recognizer

Primary LanguageVerilog

This repository is not active