128-bit ALU we were asked to design in SystemVerilog for class.
Primary LanguageSystemVerilogApache License 2.0Apache-2.0