alihidson/CPU

This repository is for building CPU with single cycle architecture (single cycle) RV32I processor using Verilog language is related to the Computer Architecture Course

Verilog