a homework for digital logic; make password lock
Primary LanguageVHDL
No one’s star this repository yet.