altdillon/verilog_uart

my attempt at building a uart in verilog.

Verilog