/VERILOG-RootMeanSquareCalculator

RMSC with operating frequency of 300MHz. Coded, simulated and synthesized on Verilog RTL 72 stages Pipelining of division and square root block producing the result using a synchronous FIFO. Tools and Languages: Synopsys VCS, Synopsys Design Vision, GTK Wave, NC-Verilog, Verilog HDL

Primary LanguageVerilog

VERILOG-RootMeanSquareCalculator

RMSC with operating frequency of 300MHz. Coded, simulated and synthesized on Verilog RTL 72 stages Pipelining of division and square root block producing the result using a synchronous FIFO. Tools and Languages: Synopsys VCS, Synopsys Design Vision, GTK Wave, NC-Verilog, Verilog HDL