uart<->wishbone interface to poke wishbone devices over serial
Primary LanguageVerilog
No issues in this repository yet.