/MU0

Primary LanguageVerilog

MU0

MU0 is a simple processor. This project contains the verilog implementation of control unit as a subimission to first year Undergrauate course at University of Manchester. The details of the architecture can be found here: http://www.cs.man.ac.uk/~pjj/cs1001/arch/node1.html