This is a 16-bit dadda multiplier using a 4:2 compressor modelled in Verilog HDL.
iverilog dadda_tb.v
- Readability of code needs to be improved. Variable names, and the like, need to be changed. Basically, entire program needs to be modified significantly to improve readability.
- 32 bit version of the same.