/Digilent_Arty_A7-35_LiteX

FPGA board projects, written in Python, for the Digilent Arty A7 equiped with Xilinx XC7A35TICSG324-1L.

Primary LanguageVerilog

Digilent Arty A7-35 LiteX

This repository contains projects, written in Python, for the Digilent Arty A7 development board. The source files target the Xilinx XC7A35TICSG324-1L FPGA, and can be compiled using a Migen/LiteX environment.

For more information on Migen and LiteX, check out: