CPU written in Verilog harware description language, using the RTL abstraction level
Primary LanguageVerilog