An Arithmetic Logic Unit developed in Verilog.
Primary LanguageVerilog
No issues in this repository yet.