aza-atabayev/verilog-cpu

Verilog implementations of various CPU architectures for RISC-V ISA.

Description

This repository contains Verilog implementation of some CPU architectures for RISC-V ISA. List of implemented architectures:

• Single cycle CPU
• Multi-cycle CPU
• Pipelined CPU
• Pipelined CPU with cache