A sparse matrix multiplication FPGA architecture which acts as a 'coprocessor'.
Primary LanguageSystemVerilog